SSC CGL 2018 Application

-


Combined Graduate Level Examination, 2018

Application Start Date is 05.05.2018

Application Closing Date is 04.06.2018 (till 5:00 p.m)








Comments

Post a Comment

Popular posts from this blog

What is OSI model ? Explain the Layers of OSI model with diagram .

-
Image
What is OSI model ? Explain the Layers of OSI model with diagram . What is OSI model? The OSI model (Open System Interconnection) model defines a computer networking framework to implement protocols in seven layers. A protocol in the networking terms is a kind of negotiation and rule in between two networking entities. Layers of OSI model: Physical layer The Physical layer is also called as the Layer 1. Here are the basic functionalities of the Physical layer: ·        Responsible for electrical signals, light signal, radio signals etc. ·        Hardware layer of the OSI layer ·        Devices like repeater, hub, cables, ethernet work on this layer ·        Protocols like RS232, ATM, FDDI, Ethernet work on this layer Data Link layer The data link layer is also called as the Layer 2 of the OSI model. Here are the basic functionalities of the data link layer: ·        Responsible for encoding and decoding of the electrical signals into bits. ·
Read more

BUS AND MEMORY TRANSFERS

-
Image
BUS AND MEMORY TRANSFERS          A typical digital computer has many registers, and paths must be provided to transfer in formation form one register to another. The number of wires will be excessive if separate lines are used between each register and all other registers in the system. A more efficient scheme for transferring information between registers in a multiple-register configuration is a common bus system. A bus structure consists of a set of common lines, one for each bit of a register, through which binary information is transferred one at a time. Control signals determine which register is selected by the onus during each particular register transfer.           One way of constructing a common bus system is with multiplexers. The multiplexers select the source register whose binary information is then placed on the bus. The construction of a bus system for four registers is shown is Fig . Each register has four bits, numbered 0 through 3. The bus consists
Read more